Volume 26 Issue 1
Jan.  2011
Turn off MathJax
Article Contents
YANG Sheng-kui, ZHANG Tian-hong, DENG Zhi-wei. Design of the IP soft core of JTAG controller for electronic engine controller[J]. Journal of Aerospace Power, 2011, 26(1): 234-240.
Citation: YANG Sheng-kui, ZHANG Tian-hong, DENG Zhi-wei. Design of the IP soft core of JTAG controller for electronic engine controller[J]. Journal of Aerospace Power, 2011, 26(1): 234-240.

Design of the IP soft core of JTAG controller for electronic engine controller

  • Received Date: 2009-11-30
  • Rev Recd Date: 2010-08-31
  • Publish Date: 2011-01-28
  • It is feasible to realize on-line test by designing an intellectual property (IP) soft core of JTAG (joint test action group) controller which is based on filed-programmable gate array (FPGA).Through analyzing the state machine of test access port (TAP) controller and the principle of some application specific integrated circuit (ASIC) for boundary scan controller,the IP soft core of JTAG controller was designed for digital signal process (DSP) which was used in an electronic engine controller (EEC).Meanwhile the hardware of testing and verification system for boundary scan was designed,and the tests of main instructions were completed.This IP soft core,which can be used in many fields such as scan test and fault injection,can load the scan vector flexibly to realize on-line test.

     

  • loading
  • [1]
    秦海波,张天宏,孙健国.面向FADEC系统BIT验证的综合故障注入器研究[J].航空动力学报,2006,21(3):581-587. QIN Haibo,ZHANG Tianhong,SUN Jianguo.Study on comprehensive fault injector for BIT verification of the FADEC system[J].Journal of Aerospace Power,2006,21(3):581-587.(in Chinese)
    [2]
    张天宏,牟路勇,丁毅,等.基于DSP和CAN总线的发动机电子控制器核心电路模块研究[J].航空动力学报,2005,20(1):130-135. ZHANG Tianhong,MOU Luyong,DING Yi,et al.Study of an engine electronic controller’s core circuit module based on DSP and CAN[J].Journal of Aerospace Power,2005,20(1):130-135.(in Chinese)
    [3]
    曾天翔.电子设备测试性及诊断技术[M].北京:航空工业出版社,1995.
    [4]
    温熙森,徐永成,易晓山,等.智能机内测试理论与应用[M].北京:国防工业出版社,2002.
    [5]
    IEEE.IEEE Standard 1149.1-2001 The test access port and boundary-scan architecture[S].Los Alamitos,CA,USA:IEEE Computer Society Press,2001.
    [6]
    王宁,董兵.基于边界扫描的非完全BS 电路板测试诊断技术[J].半导体技术,2005,30(12):38-41. WANG Ning,DONG Bing.The test and diagnosis techniques of part-BS board based on boundary scan[J].Semiconductor Technology,2005,30(12):38-41.(in Chinese)
    [7]
    Clark C J,Ricchetti M.A codeless BIST processor for embedded test and in-system configuration of boards and systems //Proceedings of the International Test Conference on International Test Conference.Washington,DC,USA:IEEE Computer Society,2004:857-866.
    [8]
    Bhavsar D.Synchronizing the IEEE 1149.1 Test access port for chip-level testability[J].IEEE Design and Test of Computer,2000,17(2):94-99.
    [9]
    Pomeranz I,Reddy S M. A partitioning and storage based built-in test pattern generation method for scan circuits // Proceedings of the 15th International Conference on VLSI Design.Bangalore,India:IEEE,2002:667-672.
    [10]
    徐凯,张天宏.航空发动机电子控制器可测试性技术应用研究[J].航空发动机,2008,34(2):51-55. XU Kai,ZHANG Tianhong.Application study of testability technology for aeroengine electronic controlle[J].Aeroengine,2008,34(2):51-55.(in Chinese)
    [11]
    邓志伟,徐凯,张天宏.边界扫描技术在电子控制器测试中的应用[J].航空动力学报,2009,24(4):886-891. DENG Zhiwei,XU Kai,ZHANG Tianhong.Application of boundary scan technique in electronic controller[J].Journal of Aerospace Power,2009,24(4):886-891.(in Chinese)
    [12]
    Texas Instruments.Impact of JTAG/ 1149.1:Testability on reliability .Texas Instruments Inc.,1997.
    [13]
    Texas Instruments.Built-In Self-Test(BIST) using boundary scan .Texas Instruments Inc.,1996.
  • 加载中

Catalog

    通讯作者: 陈斌, bchen63@163.com
    • 1. 

      沈阳化工大学材料科学与工程学院 沈阳 110142

    1. 本站搜索
    2. 百度学术搜索
    3. 万方数据库搜索
    4. CNKI搜索

    Article Metrics

    Article views (1637) PDF downloads(18) Cited by()
    Proportional views
    Related

    /

    DownLoad:  Full-Size Img  PowerPoint
    Return
    Return