面向电子控制器测试的JTAG控制器IP软核设计

杨聖魁; 张天宏; 邓志伟

面向电子控制器测试的JTAG控制器IP软核设计

1.
南京航空航天大学能源与动力学院,南京 210016
2.
中国航空工业集团公司中国航空动力控制系统研究所,无锡 214063

计量
- 文章访问数: 1637
- HTML浏览量: 86
- PDF量: 18
- 被引次数: 0
出版历程
- 收稿日期: 2009-11-30
- 修回日期: 2010-08-31
- 刊出日期: 2011-01-28

Design of the IP soft core of JTAG controller for electronic engine controller

1.
College of Energy and Power Engineering, Nanjing University of Aeronautics and Astronautics,Nanjing 210016,China
2.
Aviation Motor Control System Institute, Aviation Industry Corporation of China,Wuxi 214063,China

摘要

摘要: 基于可编程门阵列(FPGA)设计JTAG (joint test action group)控制器知识产权(IP)软核,可以实现在线测试.通过分析测试访问端口(TAP)控制器状态机及边界扫描专用控制器芯片原理,针对发动机控制器中常用的数字信号处理器(DSP)芯片,设计了JTAG控制器IP软核以及基于该IP软核的边界扫描测试验证系统的硬件电路,完成了主要指令的测试.采用该IP软核可以灵活地加载扫描矢量,实现在线测试.该设计可以用于扫描测试、故障注入等多个领域.
- 发动机电子控制器 /
- 边界扫描 /
- 机内测试 /
- 可编程门阵列 /
- 知识产权软核
Abstract: It is feasible to realize on-line test by designing an intellectual property (IP) soft core of JTAG (joint test action group) controller which is based on filed-programmable gate array (FPGA).Through analyzing the state machine of test access port (TAP) controller and the principle of some application specific integrated circuit (ASIC) for boundary scan controller,the IP soft core of JTAG controller was designed for digital signal process (DSP) which was used in an electronic engine controller (EEC).Meanwhile the hardware of testing and verification system for boundary scan was designed,and the tests of main instructions were completed.This IP soft core,which can be used in many fields such as scan test and fault injection,can load the scan vector flexibly to realize on-line test.
- electronic engine controller(EEC) /
- boundary scan /
- built in test(BIT) /
- field-programmable gate array(FPGA) /
- intellectual property (IP) soft core

HTML

参考文献(13)

[1]	秦海波,张天宏,孙健国.面向FADEC系统BIT验证的综合故障注入器研究[J].航空动力学报,2006,21(3):581-587. QIN Haibo,ZHANG Tianhong,SUN Jianguo.Study on comprehensive fault injector for BIT verification of the FADEC system[J].Journal of Aerospace Power,2006,21(3):581-587.(in Chinese)
[2]	张天宏,牟路勇,丁毅,等.基于DSP和CAN总线的发动机电子控制器核心电路模块研究[J].航空动力学报,2005,20(1):130-135. ZHANG Tianhong,MOU Luyong,DING Yi,et al.Study of an engine electronic controller’s core circuit module based on DSP and CAN[J].Journal of Aerospace Power,2005,20(1):130-135.(in Chinese)
[3]	曾天翔.电子设备测试性及诊断技术[M].北京:航空工业出版社,1995.
[4]	温熙森,徐永成,易晓山,等.智能机内测试理论与应用[M].北京:国防工业出版社,2002.
[5]	IEEE.IEEE Standard 1149.1-2001 The test access port and boundary-scan architecture[S].Los Alamitos,CA,USA:IEEE Computer Society Press,2001.
[6]	王宁,董兵.基于边界扫描的非完全BS 电路板测试诊断技术[J].半导体技术,2005,30(12):38-41. WANG Ning,DONG Bing.The test and diagnosis techniques of part-BS board based on boundary scan[J].Semiconductor Technology,2005,30(12):38-41.(in Chinese)
[7]	Clark C J,Ricchetti M.A codeless BIST processor for embedded test and in-system configuration of boards and systems //Proceedings of the International Test Conference on International Test Conference.Washington,DC,USA:IEEE Computer Society,2004:857-866.
[8]	Bhavsar D.Synchronizing the IEEE 1149.1 Test access port for chip-level testability[J].IEEE Design and Test of Computer,2000,17(2):94-99.
[9]	Pomeranz I,Reddy S M. A partitioning and storage based built-in test pattern generation method for scan circuits // Proceedings of the 15th International Conference on VLSI Design.Bangalore,India:IEEE,2002:667-672.
[10]	徐凯,张天宏.航空发动机电子控制器可测试性技术应用研究[J].航空发动机,2008,34(2):51-55. XU Kai,ZHANG Tianhong.Application study of testability technology for aeroengine electronic controlle[J].Aeroengine,2008,34(2):51-55.(in Chinese)
[11]	邓志伟,徐凯,张天宏.边界扫描技术在电子控制器测试中的应用[J].航空动力学报,2009,24(4):886-891. DENG Zhiwei,XU Kai,ZHANG Tianhong.Application of boundary scan technique in electronic controller[J].Journal of Aerospace Power,2009,24(4):886-891.(in Chinese)
[12]	Texas Instruments.Impact of JTAG/ 1149.1:Testability on reliability .Texas Instruments Inc.,1997.
[13]	Texas Instruments.Built-In Self-Test(BIST) using boundary scan .Texas Instruments Inc.,1996.